Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

measuring buffer delay in cadence

Status
Not open for further replies.
M

mohamed mahmoud

Junior Member level 1
Joined
Jan 31, 2014
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
118
how can i measure delay of simple cmos buffer (2 cascaded min sized inverters)?
measure delay of each inverter and sum them ??
 

The delay is output load dependant. So when you'll know output cap then it's the simple question of charging RC couple.
 

i need to know the intrinsic delay of buffer (which is not dependent on load)
 

Measure the delay for 2 or more known load capacitances. Plot delay vs. capacitance and extrapolate for Cload=0 .
 

Hi,
You can measure the delay between Buffer Input and Buffer output..
And actually it is a sum of inverter delays..
Thanks
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top