Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to insert pipeline registers in Design Compiler?

Status
Not open for further replies.

alexpanrui

Newbie level 5
Joined
Oct 28, 2011
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Singapore, Singapore
Activity points
1,344
Hi, all
Is there any way to tell the DC to insert pipeline registers to the data path with huge combinational delay which leads to negative timing slack? Thank you.
 

Not exactly. You can add the registers after the combinational block in the RTL, and then enable register retiming to get it to balance it for you.

See the Design Compiler Register Retiming Reference Manual. It can make Formal Verification a bit harder though.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top