Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simple OTP circuit for telephony

Status
Not open for further replies.
T

TSLexi

Newbie level 5
Joined
Feb 3, 2014
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
57
Hi guys! I'm trying to design an OTP encryption chip for a telephone. Here's the bit file:

Code Verilog - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14

module encrypt(cleartext, key, ciphertext);
 
input cleartext; 
input key;
output ciphertext; 
 
wire cleartext; 
wire key;
wire ciphertext; 
 
always @(cleartext or key)
ciphertext = cleartext ^ key;
 
endmodule


The key pin of module will be connected to a PUF to generate a random stream. In one instance of the module, the cleartext pin will be connected to the microphone and the ciphertext pin will be connected to wherever the sound goes after leaving the mic, in another instance vice versa. Aka, it's in series with the phone I/O.

Obviously, this isn't for a real telephone, as I doubt telephone lines have a 1 bit bandwidth. It was a little project I'm doing to learn Verilog. I already know C++, and I'm trying to get into hardware design.

Does the encrypt module need a clock signal, or can it be asynchronous.

Thanks!
 
Last edited by a moderator:

This is just a trivial XOR gate description . It can be written in a single line of code and don't need a clock.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top