Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

avalanche breakdown at MOSFET on state

Status
Not open for further replies.
L

ljy4468

Full Member level 4
Joined
Jul 20, 2005
Messages
232
Helped
13
Reputation
26
Reaction score
1
Trophy points
1,298
Location
South Korea
Activity points
3,023
Hi all

I have a question about avalanche breakdown at MOSFET .

I know that avalanche breakdown occurs when voltage exceed bvdss at OFF state.

Then is it possible that avalanche breakdown occurs when mosfet's ON state???? (if sudden voltage spikes occured at drain or source)

Thanks in advance.
 

In the forward biased mode, the limiting factor is junction temperature. In other words how much power the fet is dissipating.

Have you seen the pulse duration curves on the datasheet? for instance, figure 11 on the following datasheet:
https://www.onsemi.com/pub_link/Collateral/NVMFS4C05N-D.PDF

As you can see, for a few microseconds, the fet can withstand a very high current and voltage. The curve is derated substantially for continuous operation, i.e DC.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top