Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Difference between ERC and sof check

Status
Not open for further replies.

sudeeps

Newbie level 5
Joined
Aug 25, 2012
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,357
Hello,

This question is asked in most interviews and I'm looking for a solid answer to this :

What is the difference between an ERC error and a soft check error ? Why in LVS we have these two as different checks?

Please help.

Thanks
 

What is the difference between an ERC error and a soft check error ? Why in LVS we have these two as different checks?

ERC is an independent check program, can be run on schematic already, i.e. long before layout, DRC & LVS, hence usually is not included in the LVS set.

It is a program which checks the violation of electrical rules, which the provider of the rules' set thinks are necessary to be checked. Any PDK provider may have different perceptions of which checks are necessary, hence ERC rules' sets from different providers may differ.

A soft check may be included into the ERC or may be performed by another program. AFAIK, soft check errors rather are considered as warnings, as e.g. the warning of parallel outputs, which surely is not allowed in non-intended cases, but very often is intended and isn't an error in such cases.
 

Can someone list out some soft check and ERC errors?
Thanks.
 

ERC errors may relate to something the is an electrical fault, like no path to power or ground within your layout. An example of this would be an NWELL which is not tied off to VDD. This can happen if someone places an NWELL guard ring and forgets to connect it to VDD.

-floating NWELL
-source and drain connected to power and ground
-floating gate
-floating DNWELL
-floating PWELL
-NWELL pickup connected to ground


It also shows up for 'hot-wells' , when the NWELL structure is connected to something other that a known power net , like in the case of a pmos input pair.

-

Soft-connects are very different however, this shows a connection between two nets or grounds. An example of this would be two grounds connected together like AVSS_analog and VSS_digital. Normally a soft-connect would show up if the nets are connected through the SUBSTRATE. They should have been isolated via DNWELL but for some reason they are not.

Only a quick explanation, hope that helps.
 
  • Like
Reactions: sudeeps

    sudeeps

    Points: 2
    Helpful Answer Positive Rating

    vinodh475

    Points: 2
    Helpful Answer Positive Rating

    Dine1800

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top