Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Registerd FSM outputs

Status
Not open for further replies.

sunidrak

Full Member level 1
Joined
Apr 12, 2012
Messages
97
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Bengaluru, India
Activity points
1,738
I recently read abt registerd FSM outputs i.e Registered Moore outputs and Registered Mealy Outputs , Can anybody explain wat is FSM output registered ?

I did verilog coding for 1011 Sequence detector for both moore and Mealy machine and I got the output like in the Image there is one clock dealy in the moore is it correct ??
Can anybody explain the Registered FSM outputs wat is the difference with this output


Code:
module mealy1011(clk,rst,inp,outp);
input clk,rst,inp;
output reg outp;
reg [1:0]state;
parameter S0=0, S1=1, S2=2, S3=3;

  always @(posedge clk or posedge rst)
    if(rst)
      state<=S0;
    else
      case(state)
        
        S0: if(inp)
              state<=S1;
            else 
              state<=S0;
        S1: if(inp)
              state<=S1;
            else
              state<=S2;
        S2: if(inp)
              state<=S3;
            else
              state<=S0;
        S3: if(inp)
              state<=S1;
            else
              state<=S2;
  endcase
//
always @(state,inp)

      case(state)
        S0: if(inp)
              outp<=0;
            else
              outp<=0;
        S1: if(inp)
              outp<=0;
            else
              outp<=0;
        S2: if(inp)
              outp<=0;
            else
              outp<=0;
        S3: if(inp)
              outp<=1;
            else
              outp<=0;
              endcase
endmodule


Code:
module moore1011
  (input clk, rst, inp,
  output reg outp);
  
  reg [2:0] state;
  parameter S0=0, S1=1, S2=2, S3=3,S4=4;
  
  always @(posedge clk, posedge rst)
  if(rst==1)
    state<=S0;
  else
    case(state)
      
        
        S0: if(inp)
          state<=S1;
        else
          state<=S0;
          
        S1: if(inp)
          state<=S1;
        else
          state<=S2;
        
        S2: if(inp)
          state<=S3;
        else
          state<=S0;
        
        S3: if(inp)
          state<=S4;
        else
          state<=S1;
        
        S4: if(inp)
          state<=S0;
        else
          state<=S2;
        endcase
          
  always @(state)
        case(state)
          
        S0:
          outp<=0;
        S1:
          outp<=0;
        S2:
          outp<=0;
        S3:
          outp<=0;
        S4:
          outp<=1;
        endcase
      endmodule



FSM.png
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top