Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simulating Custom Verilog Modules with Cadence AMS simulato

Status
Not open for further replies.

aarthy_maya

Junior Member level 3
Joined
Jan 12, 2008
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,612
Simulating Custom Verilog Modules with Cadence AMS simulator

Hi Everyone,

Design: I have 2 decoder written in Verilog, and a test bench to generate the decoder input and clock.
I have imported all the 3 modules separately and created a schematic view and config view. I have also declared global power supply in the design.
I have verified the decoder separately for its functionality using ideal voltage sources and it works well.

Problem : When I try to use the test bench written in verilog to generate the input to the decoder, the simulation yields no output even though it completes successfully.

Simulator: I have tried both AMS with Ultrasim Solver or AMS with Spectre Solver, I also have connect modules included in the simulation.


Is there anything I am missing to see/include?

Thanks!
Aarthy
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top