Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

schematic .ucf file implementation error

Status
Not open for further replies.

Lokesh Waran

Junior Member level 1
Joined
Sep 18, 2013
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
168
When i floor plan the constraints for CPLD device ,i am getting this error ,can anyone tell me the remedy for this .thanking you






Compiling vhdl file "G:/lokeshwarn/jc2_sch/jc2_top.vhd" in Library work.
Entity <FDC_MXILINX_jc2_top> compiled.
Entity <FDC_MXILINX_jc2_top> (Architecture <BEHAVIORAL>) compiled.
Entity <FJKC_MXILINX_jc2_top> compiled.
Entity <FJKC_MXILINX_jc2_top> (Architecture <BEHAVIORAL>) compiled.
Entity <M2_1_MXILINX_jc2_top> compiled.
Entity <M2_1_MXILINX_jc2_top> (Architecture <BEHAVIORAL>) compiled.
Entity <SR4CLED_MXILINX_jc2_top> compiled.
Entity <SR4CLED_MXILINX_jc2_top> (Architecture <BEHAVIORAL>) compiled.
Entity <jc2_top> compiled.
Entity <jc2_top> (Architecture <BEHAVIORAL>) compiled.
ERROR:DesignEntry - Could not apply constraint: NET left LOC=P1;

ERROR:DesignEntry - Could not apply constraint: NET right LOC=P6;

ERROR:DesignEntry - Could not apply constraint: NET stop LOC=P9;

ERROR:DesignEntry - Could not apply constraint: NET clk LOC=P22;

ERROR:DesignEntry - Could not apply constraint: NET q<0> LOC=P76;

ERROR:DesignEntry - Could not apply constraint: NET q<1> LOC=P77;

ERROR:DesignEntry - Could not apply constraint: NET q<2> LOC=P78;

ERROR:DesignEntry - Could not apply constraint: NET q<3> LOC=P79;
 

you can't apply your output and input to any port that you want. for example you can apply clock to only
some pins, not to all. probably these errors because of this matter.
 

you can't apply your output and input to any port that you want. for example you can apply clock to only
some pins, not to all. probably these errors because of this matter.


thanks Mr.ahmad ........
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top