Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Modeling DLL(Delay locked loop) in Simulink

Status
Not open for further replies.
R

r@dio

Newbie
Joined
Apr 12, 2012
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
Hi everyone,

For my master's thesis i need to do system level modeling of DLL in simulink to calculate jitter. Later on design has to be done in cadence.
I could not find any reference to implement DLL in simulink. I am stuck with modeling of VCDL(voltage control delay line). Please guide me.

thanks a lot!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top