Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

can any one having the complete cadence layout tutorial

Status
Not open for further replies.
G

gold

Junior Member level 3
Joined
Oct 16, 2013
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
192
hai all,

im new to cadence. I have tried to learn cadence by tutorial, but I met an error like "fiqure having no stamped connection" and "N+SD to Psub tap spacing must be <10 um".. I don't knw how to rectify. Im using gpdk180.
Can any one send me the complete layout tutorial? plz help me
 

Planar mos transistor has four legs - instead of gate and D/S You need insert a connection to bulk (substrate for nmos or nwell for pmos).
 

Thank you :) I have cleared that errors . thanks for links @erikl
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top