Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Reason why my Scan-simulation is failing with post-layout netlist?

Status
Not open for further replies.
dianin

dianin

Member level 2
Joined
Nov 9, 2009
Messages
53
Helped
19
Reputation
38
Reaction score
21
Trophy points
1,288
Activity points
1,624
Hello Friends,

My scan-simulation is failing with post-layout netlist with SDF annotation. I'm seeing some timing violations in log file. Could anybody suggest how to debug it.

Also the post-layout STA was clean (e.g. no setup/hold violations in scan-mode), then why during simulation I'm seeing the violations, what could be the reason for that please let me know.
 

Does this violations happen on the flip-flops connected to input/inout ports? If yes, it could be because difference between IO constraints and arrival time in simulation.
Also, is violations occurs on scan path or logic path (SD or D input of FF)?
What kind of violations you get during simulation? Post log here, it can help.
How do you specify scan mode in STA tool? Using set_case_analysis on test_mode or on scan_enable?

Please, provide more information about the issue.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top