Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

momcap PDK floating nwell?

Status
Not open for further replies.
S

sharkies

Member level 5
Joined
Jul 12, 2008
Messages
81
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
2,009
Hi, I'm using an momcap from the PDK

It has a poly layer throughout the bottom(below M1 layer of course), which I connect to ground.
This is equivalent to the third terminal in the schematic 'symbol' view.

Howver, I'm not sure what to do with the bottom nwell.
It is floating and when I do LVS it gives an error on floating.nxwell_float in the ERC result.
Do people usually tie this a VDD?
Or do people just keep'em floating?

Thanks
 

sharkies said:
Hi, I'm using an momcap from the PDK

It has a poly layer throughout the bottom(below M1 layer of course), which I connect to ground.
This is equivalent to the third terminal in the schematic 'symbol' view.
Click to expand...
I don't think so: I think this is the bottom layer of the cap.

sharkies said:
Howver, I'm not sure what to do with the bottom nwell.
Click to expand...
This is the 3rd terminal, IMHO.

sharkies said:
It is floating and when I do LVS it gives an error on floating.nxwell_float in the ERC result.
Do people usually tie this a VDD? Or do people just keep'em floating?
Click to expand...
No, it has to be tied to VDD.
 

Hi sharkies,

I also have the same ERC error. How did you clean the error?

Thanks

sharkies said:
Hi, I'm using an momcap from the PDK

It has a poly layer throughout the bottom(below M1 layer of course), which I connect to ground.
This is equivalent to the third terminal in the schematic 'symbol' view.

Howver, I'm not sure what to do with the bottom nwell.
It is floating and when I do LVS it gives an error on floating.nxwell_float in the ERC result.
Do people usually tie this a VDD?
Or do people just keep'em floating?

Thanks
Click to expand...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top