Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why is conformal not modeling dlatch as clock gating latch (gated clock dlat)?

Status
Not open for further replies.

SaSu

Newbie level 1
Joined
Oct 26, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
9
Hi,

I faced an issue where conformal can't remodel a gated clock. And I even found that the D-latch CLK pin tied to the inverted CLK pin of Flop. But still conformal is not modelling these ICG's. And in the same run it's able to model few ICG and not able to model few. Can anyone please help me what might be the reason for it?

If I use "analyze setup -effort ultra" , few of the non modelled ICG's are modelled as ICG's, but still few are left and this effort ultra run is taking around four to finish.

I'm using 11.1-s320 LEC version.


Thank You in advance.
 

I think the version you refer is pretty old, try using a latest version.
Are you using "set flatten model -gated_clock", do you see these as notmapped points..

Also try "set analyze option -auto" and still if it is not resolved try "remodel -gated_clock .. .. "
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top