Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

low power pulse triggered flip flops

Status
Not open for further replies.
U

urimi

Junior Member level 1
Joined
Mar 23, 2013
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
bangalore
Activity points
1,385
Hi,

how to reduce the power dissipation in flip flop in cmos, i saw so many papers for reducing the power dissipation. in those papers they used dual edge triggered, pulse triggered, clock swing,multi threshold, clock gating master-slave latches and conditional discharge.

i want to know the which one is the best procedure for reducing the power dissipation in flip flops. this is very important to me. it is related to my project.

and also i want to know the below topics
->dynamic vs static ff
->contional vs non conditional ff
->squarewave vs pulsed ff

Thank u in advance
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top