Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] current reuse technique

Status
Not open for further replies.
G

gold

Junior Member level 3
Joined
Oct 16, 2013
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
192
Hai to all :cool: ,
what is the use of current reuse technique in LNA design? How can we know the reduced power consumption by using this technique in ADS tool?
I mean, how can we calculate this reduced power consumption by this technique?

what is the difference, when we use current reuse technique in LNA design ?

plz reply as soon as possible . thank you :)
 

gold said:
what is the use of current reuse technique in LNA design?
Click to expand...
Less power consumption than an LNA with 2 separate gain stages.
Current reuse technique is nothing else than a cascode (dual) stage. Same bias current for both gain stages.

gold said:
How can we know the reduced power consumption by using this technique in ADS tool?
I mean, how can we calculate this reduced power consumption by this technique?
Click to expand...
Compare the power consumption of a current reuse LNA with that of an LNA with 2 separate gain stages. Usually less than 50%.

gold said:
what is the difference, when we use current reuse technique in LNA design ?
Click to expand...
Lower power consumption, lower gain, lower linearity. You trade less linearity for less power consumption.
 
  • Like
Reactions: Badoo

    B

    Badoo

    Points: 2
    Helpful Answer Positive Rating
Thank you for your reply Sir. :)

I have a doubt in following structure.
Fig 1: **broken link removed**

Fig 2: **broken link removed**
Both LNA structures has the same DC path. can we say the first structure is a current reuse structure?
why should we call the fig 2 as a current reuse structure?
 

Can't read your attachments, sorry.
 





what is the diff b/w these 2 structures? Both LNA structures has the same DC path. can we say the first structure is a current reuse structure?
why should we call the fig 2 as a current reuse structure?
 

Attachments

  • current reuse.JPG
    current reuse.JPG
    9.2 KB · Views: 109
  • cascode.JPG
    cascode.JPG
    8.9 KB · Views: 117

The 1st one is a CS-CS cascode stage, the 2nd one a CS-CG cascode stage. Both use the so-called current reuse structure, which is the same as a (non-folded) cascode structure. A single current for 2 gain stages. Or you could say: The bias current of the 1st gain stage is "reused" for the 2nd gain stage.
 
  • Like
Reactions: Badoo and gold

    G

    gold

    Points: 2
    Helpful Answer Positive Rating
    B

    Badoo

    Points: 2
    Helpful Answer Positive Rating
Thank you @erikl :)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top