Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Hold time and setup time calculation in cadence
Hi ,
setup time:
hold the clock steady.. and move the data delay well before the sensing edge ..., at some delay before the sensing edge.. the DFF will fail to reproduce the data...then the time difference between clock sensing edge and the data edge give you.. the setup time...
Hold time;
Now hold the data signal... and move the clock sensing edge towards the next transition of data... at particular time the clock will fail to reproduce the corect data.. thats hold time..
But before doing this... understand the concepts of setup and hold time fully... thanks...
Re: Hold time and setup time calculation in cadence
i want to know something. i have to test a bunch of flip-flop and i want to compute their setup and hold time effectively. Is there anyway to calculate setup and hold time of a D flip-flop in cadence by using calculator, or any tools in cadence?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
