Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

dc_compiler: How to change a Warning message to an Error message

Status
Not open for further replies.
T

TonyLS

Member level 3
Joined
Jan 21, 2009
Messages
58
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
Boston, MA
Activity points
1,760
Does anyone know how to change a Warning message for a particular warning# to an Error within dc_compiler?
I know how to suppress warnings, but can't find a command to change a warning to an error.

Thanks

- - - Updated - - -

Actually it's being reported as "Information" not a warning:

Information: "info" (VER-735).

I would like to change VER_735 info statements to Errors.

Thanks again
 

VER is the version of the Compiler. Why do you want it to be shown as error. Some compilers will stop compiling the code if they encounter any error.
 

jayanth.devarayanadurga said:
VER is the version of the Compiler. Why do you want it to be shown as error. Some compilers will stop compiling the code if they encounter any error.
Click to expand...

I think VER-735 has to do with a VERilog coding warning, not the version of dc_compiler

The following is part of the man page on VER-735:


NAME
VER-735 (information) %s Variables crossing hierarchy: %s%s%s.

DESCRIPTION
This information message occurs for a few RTL coding styles involving
variables where simulation and synthesis use different approaches.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top