Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what is the process in pvt?

Status
Not open for further replies.
Not really. Not here. Comes down to what the foundry's
modeling people decided to cover. Which can be anything
from dumb digital corners to Monte Carlo of most model
params & geometries.

As a minimum it'd be VTs, tox, maybe mobilities and delta-L
(Leff). But that's pretty simpleminded for anyone doing more
than stringing standard cells together from a library.
 

thanQ dick_freebird for ur response ..

so 'process' is nothing but the combination of effects of Vt,tox, mobility and delta-L... right ??
i've an idea about Vts,tox & mpbility but i don't know about delta-L.. can u plz xplain about that???
and how these factors are considered for process ???
 

hi,

Delta-L means L-eff i.e L-effective .. it means the variation of channel lenth during chip manufacturing....that means the length of the channel is not equal to the poly length..

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top