Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LEC and clock gating

Status
Not open for further replies.
S

sun_ray

Advanced Member level 3
Joined
Oct 3, 2011
Messages
772
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Activity points
6,828
How can clock gating insertion creates mismatch in LEC?

Regards
 

no pb for LEC, because the tool found that the clock gating is inserted on the clock nets, LEC compare memory element (flop) and I/O.
 

rca said:
no pb for LEC, because the tool found that the clock gating is inserted on the clock nets,.
Click to expand...

There will be problem and hence this thread was started.

rca said:
no pb for LEC, because the tool found that the clock gating is inserted on the clock nets, LEC compare memory element (flop) and I/O.
Click to expand...

Regards

Do you want to mean LEC do not compare combinatorial logic?
 

LEC checks the combinational logic, but it is enought intelligent to detect the logic used for the gating clock comes from the gating data.
 

If your referring to an RTL to netlist compare the rtl will not have clock gates and the netlist will have. in such a case LEC does gated_clock modelling and then does the compare to ensure that both sides now are same. IN this case issues can occur if modelling executed is not correct.

Although i have not witnessed such a case yet.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top