Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Xilinx Design Calculations for Propagation Delay, Area and Power

Status
Not open for further replies.
A

akeedthe

Junior Member level 1
Joined
Aug 3, 2011
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Malaysia
Activity points
1,404
Hi guys,

Ive designed 5 models of squarers and wish to compare propagation delay, area and power consumption.

For delay, is putting a marker at input and then at stable output and getting the difference the correct way of doing this.
Also, what is maximum combinational delay which is given in the synthesis report.

Area, is number of slices and LUTs used a viable way of calculating this. Theoretically one of my designs is supposed to be more area efficient but shows higher slice/LUT count.
Also, is there anyway fan-in can be used to give an indication of silicon cost/area.

Power consumption is Xpower the only way after synthesis is done? As all my designs are giving me a value of 37mw :-?

Thanking You in advance! :grin:
 

akeedthe said:
For delay, is putting a marker at input and then at stable output and getting the difference the correct way of doing this.
Also, what is maximum combinational delay which is given in the synthesis report.
Click to expand...
Not sure what you mean by "marker at input". The timing report shows the combinational path delays if that is what you are looking for. If you didn't let the tools add pins then you'll probably have to run trce on the design and query those paths.

akeedthe said:
Area, is number of slices and LUTs used a viable way of calculating this. Theoretically one of my designs is supposed to be more area efficient but shows higher slice/LUT count.
Also, is there anyway fan-in can be used to give an indication of silicon cost/area.
Click to expand...
Utilization of LUTs, registers and memories is what you use. The issue is LUT counts can be inflated by the timing constraints when the design is difficult to meet timing (e.g. replication of registers or replication of logic to reduce fanout).

akeedthe said:
Power consumption is Xpower the only way after synthesis is done? As all my designs are giving me a value of 37mw :-?
Click to expand...
If you want the most accurate power estimate you'll need to run a bunch of functional simulation and import the VCD into Xpower to have realistic power estimates. That is if you've already imported the routed design into Xpower. Also depending on the part you are using, the frequency of any clocks, and the utilization. You may just be seeing the leakage current as that may be the major source of power consumption in the part.

Regards
 
I meant by marker was after running the PAR simulation. Is it fine if i use markers at the input and output to calculate the delay in getting a stable output? Or is that not correct for propagation delay?

What exactly is trce and how can i try it out in ISE 10.1 please?

I haven't defined any timing constraints as far as I know.
By any chance would you know if a hierachical CLA vs a normal CLA for the same function were used; which would utilize more slices and LUTs?

I ran Xpower analyzer from the PAR menu under processes. How can I go ahead with this vcd file import please?

Thanking You Immensely!
 

akeedthe said:
I meant by marker was after running the PAR simulation. Is it fine if i use markers at the input and output to calculate the delay in getting a stable output? Or is that not correct for propagation delay?
Click to expand...
So you must be using ISIM after you've placed and routed the design? Well then you should be able to output the info you need for running Xpower, but I don't know the ISIM commands or menu to do this. I use Modelsim.

akeedthe said:
What exactly is trce and how can i try it out in ISE 10.1 please?[/qoute]
Under the Tools menu is Timing Analyzer. TRCE is the underlying tool that Timing Analyzer uses to compute the timing. TRCE is the name of the program you can use on the command line.

akeedthe said:
I haven't defined any timing constraints as far as I know.
Click to expand...
Well if you don't have any clocks...do you have any clocks?...then you probably still want some constraints for pin-to-pin delays. You can add those in the constraint manage. Take a look at your timing report it should have a section that shows you the unconstrained paths.

akeedthe said:
By any chance would you know if a hierachical CLA vs a normal CLA for the same function were used; which would utilize more slices and LUTs?
Click to expand...
Assuming you mean a Carry Look Ahead. I haven't designed one of those, since Xilinx 4000 days (no carry chains). With the advent of carry chains in FPGAs I stopped messing around with hand built implementations.

akeedthe said:
I ran Xpower analyzer from the PAR menu under processes. How can I go ahead with this vcd file import please?
Click to expand...
Offhand I can't say. I've looked into doing this but as we normally use pretty conservative estimates of power I've seldom had to improve my estimates beyond importing the PAR results and using a toggle rate of 12.5% for logic and whatever I've determined is the percentage of read and write cycles to memories.

Regards,
Click to expand...
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top