Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

need procedure to test combinational and sequential benchmark circuits

Status
Not open for further replies.
K

kasthu

Newbie level 3
Joined
Sep 13, 2013
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
37
hi to all,



i generated test patterns and tested the small input c17 combinational benchmark circuit using basic D algorithm. i feel trouble when go for higher circuits and the method is not feasible to test large input bench mark circuits practically. how to do the testing of combinational circuits practically ?.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top