Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Retention Flop basics

Status
Not open for further replies.
M

mehboobali

Junior Member level 1
Joined
Aug 27, 2013
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Bangalore
Activity points
90
1. What is Retention Flops?
2. How it differ from the simple flip flop?
3. Where they are widely used and why?
4. How the retention flops are related to power?
5. Is the cross-coupled inverter which stores data is itself the retention flop.?

Can anyone please explain it clearly.

Thanks in advance.
 

1- retention flop has two power supplies, one could be switch-off.
2- when the functional power supply is of the second power supply will preserve the flop contains.
3- there are used when you want to switch off std-cell island, it is to reduce the leakage power.
4- see below.
5- no idea.
 

I think cross-coupled inverter seems like a simple latch, retention flop is special flop for low power design.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top