Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

can anyone give me some idea of the EDA tools i need

Status
Not open for further replies.
kawaiicat

kawaiicat

Member level 1
Joined
Dec 23, 2004
Messages
32
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
284
i want to do mix signal design, for the analog signal, i have spice simulator
so if i want to make the digital part( i dont' want to use spice as it is not very efficient , sim transient take me long time)
i want to write verilog to verify it. or i got circuit in my mind, i want to translate my circuit (probably hspice netlist) to verilog code to verify it?and if i do it in verilog code, can i output a hspice netlist?...what i can use and if i want to do autoplace and route..what i can use..hopefully i want a GDS file for the final output..

i am looking some software, see any trial version or in reasonable price, in PC platform..anyone can help..probably i can't afford synopsys, cadence..metorgraphic...

really urgent..please letme know, in linux or unix platform will be my 2nd choice
thanks thanks thanks alot
 

dear kawaiicat, Silvaco has some EDA tools both run on windows and on unix.

more detail, look here http://www.silvaco.com[/url]
 

yeah but they dont' have some synthesis and autoplace and route..
or i miss it??


ArchAngel said:
dear kawaiicat, Silvaco has some EDA tools both run on windows and on unix.

more detail, look here h**p://www.silvaco.com[/url]
Click to expand...
 

I am affraid, eventually you will have to learn linux.
 

i think u can go to tanner.com..u can use an edif netlist and do standard cell place and route or u can also use the block place and route feature.u can also use cadence soc which does p &r or synopsys astro to do p and r from a netlist ..for an asic u need to use the industry standard synopsys design compiler which will generate for you u can use the netlist file and use astro or cadence soc for doing p &r..u have to floorplan the design in between for which u have to use jupiterxt from synopsys.

regards
amarnath
 

kawaiicat said:
yeah but they dont' have some synthesis and autoplace and route..
or i miss it??


they mainly dedicated to AMS tools, their TCAD can do post simulation such as drc erc lvs etc.

as far as i know, there are seldom commercial routers. cadence, synopsis, maybe include ibm, so if autoroute function is must present, you should choose one of those ones.

Added after 58 seconds:

kawaiicat said:
yeah but they dont' have some synthesis and autoplace and route..
or i miss it??


they mainly dedicated to AMS tools, their TCAD can do post simulation such as drc erc lvs etc.

here is some links, hope it will be useful.

**broken link removed**

as far as i know, there are seldom commercial routers. cadence, synopsis, maybe include ibm, so if autoroute function is must present, you should choose one of those ones.
Click to expand...
Click to expand...
 

thanks angel,

the TCAD by silvaco seems ok but so bad that they seems need to manual route, they just place the std cell out...and seems we can put any limitation on the layout area.

i am not too familiar with it. if anyone know it, please advice
 

Hi ,

I eould suggest if your design is small you can use following free tools,

Spice any version.(win spice for windows)
Magic (for layout) (unix an d win both platform available but unix one is good.
[for technoogy specific laypot detail you can go to mosis site]

if you need meedle prise range tool go for tanner (if you want to test your design on silicon)

regarding your mix-signal problem i thing cadence has a solution for mix signal simulation. but, if you want to do that by your own you have to put little effort to write your own script(perl/) to stitch your requirement for spice and hdl interface (nice exercise if you are doig some univ. project -- not recemmended for industry environment)
 

thanks ue..
but unluckily my design is big...
someone said magic is not good..why they say so...
 

If you to do this for several times, I recomand to use Cohesion for this.
You can import hspice netlist, Cohesion translate it into a schematic (not very nice) but you can generate a verilog /vhdl file after that with minimum of changes!


Cohesion (renamed now Silicon Canvas from Laker) was broke several times and I think that you can find a full functional version in this place.


Be creative!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top