Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

vlsi chip designing.....

Status
Not open for further replies.
M

Muthuraja.M

Advanced Member level 4
Joined
Jul 20, 2013
Messages
101
Helped
0
Reputation
0
Reaction score
0
Trophy points
16
Activity points
634
Hi ,

Is it possible to use clock gating in combinational circuits like full adder , multiplier etc..

Pls give me the design or verilog code?
 

Hi,
clock gating used only between two sequential circuits or latches .
main concern of clock gating circuit to reduce the dynamic power
clock gating.jpg
Thanks
chiranjeevi.pandamaneni
 

Thanks...

How to design a buffer . Is buffer a latch or a inverter pairs ..

pls suggest me how to use buffer in modelsim ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top