Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Does linearity of a N-MOSFET continue for Vds below 0V?

Status
Not open for further replies.
E

expert_vision

Junior Member level 3
Joined
Dec 5, 2012
Messages
26
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Activity points
1,506
I operate a N-MOSFET (2N7000) in a simulator in the linear region very close to Vds=0. In fact Vds is between -50nV and +50nV.

In the simulator the output seems to be linear, but is this in reality happening? What happens if Vds goes a few tens of nV below 0V ?

Vgs=5V constant (on state)
 

The linear behaviour is real, present both in device equations and empirical behaviour. For most MOSFETs with source shorted to substrate, it ends when the drain-substrate diode starts to conduct.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top