Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thanks a lot,
by the way, I am wondering that when i doing sta using the primetime toool, do I needs the sdf file, ?
It seems that the sdf is output file for functional simulation , right ?
sdf is an input of simulator to add timing delay cell/net on gated simulations.
PrimeTime is a tool to check timing power constraints, and for the timing & power, it is recommended to used the SPEF for the R/C network and the liberty for the delay/power cells.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
