Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

half cell matching in analog layouts

Status
Not open for further replies.
Y

Yathin P U

Junior Member level 3
Joined
Oct 11, 2012
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,447
Somebody told me in analog layout apart from common centroid and inter digitization there is another type of matching called half cell matching.

can any one give some information about half cell matching in analog layouts?

thanks in advance...
 

I'm first time met this term, but maybe this person had in mind a symmetrical placement?
 

thanks for your reply. While searching some document in the net regarding half cell matching we found out that it is also called by the name "symmetric placement". Can you please elaborate on the same?
 

Yathin P U said:
... in analog layout apart from common centroid and inter digitization there is another type of matching called half cell matching.

can any one give some information about half cell matching in analog layouts?
Click to expand...

Also called repetition layout, this is an analog layout method sometimes used for larger symmetric cells or blocks, which guarantees excellent symmetry with regard to devices and their routing: the layout of one half of the cells will be copied (repeated, not mirrored!) close to the first half. This avoids mismatch due to the not exactly vertical impinging ion implantation.

Of course the necessary routing connections between the two halves should be accomplished as symmetrical as possible.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top