Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Custom Ip core CIP with FIFO ?????

Status
Not open for further replies.

adam_lo

Newbie level 6
Joined
Feb 21, 2013
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,571
Hello,

Please, I need help about how could I use FIFO in my custom IP core?

I want to store many data in write fifo and read fifo, but how could i store data in write fifo ( in user_logic.vhdl)

If there are any tutorial explain how to store many data in FIFO in vhdl , Plz I need it so much ?


writeFifo.jpg
Thanks in advance
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top