Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
a serial data in form of words is coming at rate of 70 words per 100 clk cycles.what is the depth of fifo needed to out this at rate of 7 bytes per 10 clk cycles.
I assume that it is a parallel interface with one word clocked every clock cycle when a data strobe is active. One strobe for writing and one for reading.
You must know how the data strobes can be distributed within the specified intervals. I assume that all distributions are allowed, otherwise they would have to specify it in the question.
The worst case would be to clock in data as early as possible and out as late as possible.
For each clock cycle, count how many words must be buffered in the FIFO.
Come back when you have done some thinking, and maybe you can get some more clues.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
