Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LVS problem about IBM cmos7RF digital standard cell

Status
Not open for further replies.

sundarkness

Newbie level 1
Joined
Mar 25, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
Hello there,
In IBM CMOS7RF 0.18um PDK, we need to put a "subc" in the schematic and put a "sxcut" layer in layout in order to pass the LVS.
But in the digital standard library, the schematic views of the standard cell don't have the "subc" instances. So if I want to use a lot of the standard cells, how can I deal with this problem of "subc" in LVS?
Thanks!
 

Did you try using the GRLOGIC layer and setting the environment variable NO_SUBC_IN_GRLOGIC to TRUE?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top