Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
obviously non overlap means it should be less than 50% but i am asking is it possible to generate equal pulse width(30% high for F1 and 30% high for F2, or it might be 40% but both should be same) for F1 and F2.
If the duty cycle is not important, then ty this.
Unless I made a mistake, this circuit should produce two signals with 25% duty cycle, but non-overlapped.
Please post if it does not work. I drew it in a hurry, got to go to a Christmas party.
yes, it is possible. The basic circuit consists of 2 NOR gates and a row of inverters for delay. I do not have a picture at hand, look in any book about SC-filters (i.e. the chapter in Davis&Martin).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
