Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

"drawing cannot contain placeholder" error in silvaco gateway

Thread starter remaja
Start date Jun 20, 2013

Status: Not open for further replies.

Jun 20, 2013

#1

R

remaja

Newbie level 1

hi all,
what does its mean? and how to fix this error?

Status: Not open for further replies.

Similar threads

S
Cannot identify inferring latches in code
- Started by sims0702
- Apr 12, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
Error: [127205403]: CMPPF_010: A design must contain at least one net.
- Started by billdro
- Jun 20, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
N
Launch Simulation Error in Vivado
- Started by Natasha_
- Nov 23, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
The reason of Verilog signed math calculation error
- Started by EDA_hg81
- Sep 17, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
[SOLVED] object cannot be indexed because it has natural type rather than array type
- Started by rafimiet
- Jan 30, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top