Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Async Resets in Scan Insertion

Status
Not open for further replies.

dft123

Junior Member level 1
Joined
Oct 19, 2011
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,391
I have design with async reset. This is async in assertion and sync in de-assertion. Also, the output of the synchronizers is ORed with a top level dftrstdisable port which behaves the same way as scan enable. This is done to avoid any reset issues during shift. In capture, the reset can toggle to acheive coverage on the synch paths.

I am using Mentor tools for insertion/atpg.

Question is:
How do i handle/define the async reset to the tool? Do I declare the async reset as clocks during scan insertion?
 

In DFT reset is always in the clock groups. By default tool take reset in the clock group. We onl need to define the asynchronous reset during the DFT configuration.... We don't require to define sync reset in the DFT configuration. The tool automatically handle the async reset..just you have to define reset signal with its active state...No need to define as clock during insertion...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top