Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

2 seperate clock signls from 1 oscillator

Status
Not open for further replies.

thetrice

Junior Member level 1
Joined
Mar 26, 2013
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,406
In my project i have my own vhdl code and also i am using a microblaze , now i implemented my vhdl code next to microblaze in the same vhdl top file , now microblaze clock input is directly from oscillator pin which is a 200MHZ clock and for my vhdl code i need a 100MHZ clock , so how from my 1 clock oscillator i can generate diffrent clock signals with different frequencies ?
 

and the generated clocks from PLL or dcm will be accepted by microblaze normally , and where can i find tutorials on using PLL ? thanks
 

Yes, that is the standard way of generatin and distributing many clocks from a single clock input in an FPGA. Open coregen and search for DCM (Digital Clock Manager). There will be a link to the datasheet.

r.b.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top