velkumargn
Newbie level 6
hi,
I am Velkumar, completed M.E VLSI Design in RMK Engineering College and secured First mark in M.E with aggregate of 8.8 CGPA. I have worked in DRDO as a trainee for SATA IP Core Development using Verilog HDL.
I have hands on experience in EDA tools such as Cadence- Virtuoso, RTL Compiler, SOC Encounter, Assura for DRC and LVS extraction, MenterGraphics- Eldo SPICE, IC Station, Leonardospectrum, Synopsys-Tetramax, Design Vision, HSPICE.
I have worked on 180nm, 65nm technologies of TSMC, UCM foundries. It would be really helpful if you can refer me for any openings in your company
velkumarvlsi@gmail.com
I am Velkumar, completed M.E VLSI Design in RMK Engineering College and secured First mark in M.E with aggregate of 8.8 CGPA. I have worked in DRDO as a trainee for SATA IP Core Development using Verilog HDL.
I have hands on experience in EDA tools such as Cadence- Virtuoso, RTL Compiler, SOC Encounter, Assura for DRC and LVS extraction, MenterGraphics- Eldo SPICE, IC Station, Leonardospectrum, Synopsys-Tetramax, Design Vision, HSPICE.
I have worked on 180nm, 65nm technologies of TSMC, UCM foundries. It would be really helpful if you can refer me for any openings in your company
velkumarvlsi@gmail.com
