Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to handle via in hi-frequency multilayer board

Status
Not open for further replies.
X

xbtxbt

Member level 2
Joined
Oct 12, 2004
Messages
44
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
560
We want to develop some hi-frequency multilayer board components.The frequency is high enough that we have to build the component with microstrip line or stripline.But when it come to the vias,we really don't know how to handle them during our design.What effect they will do to the performance of our boards?I'm really at a loss.Can anybody help me,Thanks very much!
 

Hi

You could be able to find the relevant materials here: Via inductance/capacitance return current path, connecting layer etc.
**broken link removed**

Regards,
 

Via will change the impedance of the line, so a part of the energy of the signal will reflect bact to the signal source. The effect of the via is mainly capacitive, but also
inductive to a lesser extent.
Shortly:
-Make vias as short as possible
-Make them as thin as possible

This is just a short outline, you will need to read more about it.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top