Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Physical Verification LVS

Status
Not open for further replies.
M

milan.dalwadi

Newbie level 4
Joined
Mar 18, 2013
Messages
5
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,281
Activity points
1,311
Hello all,

what is Layout Versus Schematic [LVS]?

How to solve LVS in Synopsys ICC tool..?
 

LVS checks if layout drawn is similar to schematic. A clean LVS means all the nets and pins are correctly connected and does not mean following:
1. That post layout results will be similar to those from schematic simulations.
2. Net current carrying capabilities, resistance and other constraints are followed.
3. Matching is done in defined way.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top