Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Handling of high fan out nets

Status
Not open for further replies.
M

mvvijay78

Member level 4
Joined
Oct 31, 2001
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
499
Hi,
In asic design how are high fanout nets handled?What i mean is do we need to work on it separately for signals like reset etc as we do for building clock tree.Any idea how magma handles high fanout nets?Also any special care to be taken while doing synthesis with regard
to these high fanout nets.
Regards
Vicky
 

For high fanout net, such as reset, it is needed to handle separately. After CTS, you need route the high fanout net before routing rest logic.
 

Hi,
Any idea if magma tool has any equivalent command to synopsys set_dont_touch property on a net.I guess for high fanout nets we can set this property during synthesis and later build a separate tree fo it as we do for Clock tree.
Regards
Vicky
 

you can search at google " high faout without high stress "
I download it , it use DC to deal with it . i can not upload for using corp network.
 

Hi,

You can use a "force keep" cmd on the nets that u want to set ideal.


Regards,

Pinkesh
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top