Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

two stage op-amp using mosfet

Status
Not open for further replies.
M

maheshkumar.g

Member level 1
Joined
Oct 7, 2012
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,515
hi all,
i am implementing two stage op-amp single ended output using the synopsys tool cdesigner so when i do ac analyses the results show that the mosfet transistors m1,m2,m5,m6,m7,m8 are in saturation m3 and m4 are in linear region the current(id) through m1,m2,m3,m4 is negative how to make the id positive 2-stage opamp_schematic.png i attached the schematic too and the results image is Capture.PNG please help
 

Dude, your schematic looks like shit. Its very difficult to understand it.

The PMOS transistors will show Id as negative that is a convention and does not mean that something is wrong.

How have you designed this amplifier?
How are you generating the bias voltage for the gate of M1 and M2?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top