Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

AES encryption and decryption

Status
Not open for further replies.
S

sougata_vlsi13

Member level 4
Joined
Apr 19, 2013
Messages
77
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
India
Activity points
1,980
Untitled.pngUntitled.png

In AES encryption and decryption algorithm after writing the code,i have been getting the following synthesis report(files attached)....is there any perticular method to reduce the slice utilization or i have to do modification in the code itself.
 

There's a couple of optimization buttons you can play with, but don't hold your breath. (*) If you want any significant reductions in resource utilization then that generally means you'll have to rethink some parts of the design.

(*) No don't even ask. It's not worth our collective time. The most efficient use of time really is spent on the design, not me explaining to you what the various buttons do. If you really are curious, I suggest you read the XST manual. Google for "xilinx xst user guide". For example for spartan-6 + virtex-6: https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_5/xst_v6s6.pdf

Edit: noticed in the screenshot that you use virtex-5, so that would be this user guide: https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_5/xst.pdf
 
Last edited:

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top