Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

calling module in verilog

Status
Not open for further replies.

Mina Magdy

Member level 3
Joined
Jun 19, 2012
Messages
67
Helped
6
Reputation
12
Reaction score
5
Trophy points
1,288
Location
Cairo, Egypt
Activity points
1,742
Hi
i have a problem in calling module in verilog that when i call a module that make alot of calculation( module calc) it gives me the o/p delayed a clock
and also another module for ram and module for rom thats also delay one clock so when i take the delayed o/p from the (module calc) and but it in the (module RAM) it put the values at wrong places in the ram.

module calc is consists of a module for lookuptable(module LUT) and another module for adding and subtract floating point(module addsub).

i need a form of module that doesn't delay (what could make a delay in a module to avoid) because my system is consists of alot of modules in side each other.

please help me if you can or if you have any suggestion.
 

The modules probably have a 1 clock cycle delay, as is normal. If you cannot modify the pipeline delay, then register the other signals in parralell
 

Add extra registers into the pipeline to ensure nothing is delivered at the wrong time.
 

no. not an enable

How about you post some code, your testbench code and the waveform, plus explain a bit better what you expect.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top