Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think you means on-chip variation.
You have to specify the on_chip_variation parameter in set_operating_condition command.
Later you have to assign the set_timing_derate for the range of variation.
The remaining you can refer to the user guide of synopsys design compiler.
I think the above will be helpful for you.
set_operating_condition -analysis_type on_chip_variation to set the analysis to OCV.
Now you can set the derates by set_timing_derate -early -cell_delay -net_delay <derate value> for min derating
set_timing_derate -early -cell_delay -net_delay <derate value> for max derating.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
