Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

i am designing high performance voltage controlled oscillator

Status
Not open for further replies.

vlsi_vishal

Newbie level 6
Joined
Oct 27, 2012
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,347
hello,
i am designing and simulate high performance voltage controlled oscillator but when i am writing the netlist have problem to get the Wmin and Lmin in 45nm technolohy in Hspice please tell me how can i select the minimum gate length and minimum gate width in 45nm technology in Hspice.
 

Are you doing this for a learning project, or part of a commercial project?. If the latter, you are reinventing the wheel and may be better buying an off the shelf solution.

Git
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top