Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ASIC design costas bpsk demodulator

Status
Not open for further replies.
V

vishal.takodara

Newbie level 1
Joined
Mar 27, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
san jose
Activity points
1,287
I want to know about how to construct a 43 tap FIR filter in verilog using "Generate" function in verilog, if you could please guide me, I am trying to make "costas loop " for demodulation and extraction of 8bit data word from 10 bit encoded BPSK transmission at 2 MHz, the system will work at CLK - 200MHz.

I am trying to get all the modules in line, NCO, 43 tap FIR-filter, Multipliers, sin - cos tables.. everything...I would be grateful if you can help me get the idea any way possible..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top