Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

change input condition after checking the output voltage in Hspice

Status
Not open for further replies.
A

apolama

Member level 3
Joined
Nov 6, 2011
Messages
56
Helped
16
Reputation
32
Reaction score
16
Trophy points
1,288
Activity points
1,572
Is there any way to change input condition after checking the output value run-time in Hspice?

Actually I need to verify digital operation which needs long time as whole digital circuit needs to be designed first.

If there is any option in Hspice that it can check the output run-time and change the input signal, it can reduce time to check the digitally assisted analog block operation.

thanks in advance.
 
Last edited:

Perhaps you can work with the independent parameters 'time' and/or 'tstop' ?
'time' is the current simulator time, 'tstop' the 'tstop' time of the (last) .TRAN statement.
 

Actually suppose my simulation time is 1us. at 0.5us if the output is greater than vdd/2 i want to change the input condition, may be frequency or amplitude of the input signal.
 

I think the if condition cant resolve the output value only the parameter you defined
it is one alternative of .alter command.

i got error "unresolved condition in .if" for .if((time>1e-6))
 

apolama said:
I think the if condition cant resolve the output value only the parameter you defined
it is one alternative of .alter command.

i got error "unresolved condition in .if" for .if((time>1e-6))
Click to expand...

May be you are right. But did you also try the evaluation version of a parameter - using 'param' ? I.e

.if ( ('time' >= 0.5e-06) && (Vout > 'vdd/2') ) Vin = ...

... like in this example:
* This measure finds the transition if it exists
.MEASURE Tran MaxVout Max v(D_Output) Goal = ‘v(Vdd)’
* This measure calculates the setup time value
.MEASURE Tran SetupTimeTrig v(Data)Val = ‘v(Vdd)/2’
 

I tried but same result i as got before.
anyway thanks a lot.

i think should consider verilog for this.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top