Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FET frequency multiplier biasing for input below 0dBm (make DC load line very steep)

Status
Not open for further replies.
T

Terminator3

Advanced Member level 3
Joined
Feb 25, 2012
Messages
802
Helped
71
Reputation
142
Reaction score
63
Trophy points
1,308
Activity points
9,027
How far i can go with that? Idea is to decrease biasing resistor values (Rd and Rs), keeping Q point at 0mA acting as class-B amplifier to generate harmonics from weak signal. As DC load line becomes steeper, Drain Current becomes bigger with same amount of input signal, and exceed RECOMMENDED OPERATING CONDITIONS of datasheet. class-B amplifier must take a rest 50% of time (less temperature, other effects maybe..), so the question is how much i can go above recommended drain current value?
 

You cannot go above recommended current drain value even in class-B operation.
 

If still go above, what kind of failure it will be? Temperature degradation or breakdown?
 

From both, because will be an avalanche failure. Initially will be a breakdown followed by temperature degradation.
Is a common failure for FETs used in switching power supplies.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top