Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

one question about primetime port timing check

Status
Not open for further replies.
C

cheryl0216

Newbie level 2
Joined
Jun 21, 2011
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
this time I generated a_ctrl and a_data[3:0] from sys_clk domain. Actually a_ctrl is used as clock to sync with a_data for other module to use. Can I check if there is skew between a_ctrl and a_data[3:0] with primetime ? Thx.
 

you can use data_check command in primetime to check signals which are not in the setup and hold format in the library. The data check commands are designed for the purposes of timing checks between handshaking systems.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top