Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Why we reduce minimum clock delay in Setup time formula

Status
Not open for further replies.
H

Haripal Kochhar

Junior Member level 1
Joined
Feb 6, 2012
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,360
Why we reduce Minimum clock delay in Setup time formula: Setup time, Tset = Maximum Signal delay – Minimum Clock Delay Because if we do not reduce the Minimum clock delay our design will be more roboust. ??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top