Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

the detail about Bound Sccan .

Status
Not open for further replies.

rocky77

Newbie level 1
Joined
Dec 1, 2004
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
6
Hi ,all
I want to insert Jtag into my design,using Synopsys's design Compile.
This is my first design ,so ,there are some problems.

A: How to write the constraint script when synthesis the TOP-design including BSD and core_logic.
B: How to verify the design ,and which tools are needed.
C:How to set the timing attribute .


Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top