Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Can people provide information on what is meant by Compression efficiency in DFT?

Status
Not open for further replies.
S

sathishkas

Newbie level 5
Joined
Jun 13, 2012
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,346
Hi,

Can people provide information on what is meant by Compression efficiency in DFT?
What is ideally a good compression efficiency and its impact?
How to achieve a good compression efficiency and what factors govern it? Please consider all kinds of compression architectures when you reply

Thanks,
Sathish
 

I think it is totally depends on the design..Compression ratio is mostly design dependent and what to achieve...We use Compression because of less test pins available and also due to less ATE memory...So to decide the ratio..we need to think in all perspective...there is not any specific thumb rule for the compression factor..
 

The compression algo is tool dependant, and mainly your choice is dependant of the tools policy of your company, Synopsys/Cadence/Mentor/others?
As indicate by maulin sheth, the compression capability is related to your design, and the goal is reduce the memory usage with the same coverage target which also depend of your ATE capacity and coverage quality rule of your company.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top